

LH538600A

**CMOS 8M (1M × 8/512K × 16)
High-Speed Mask-Programmable ROM**

FEATURES

- 1,048,576 words × 8 bit organization (Byte mode)
524,288 words × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 100 ns (MAX.)
- Power consumption:
Operating: 550 mW (MAX.)
Standby: 550 μW (MAX.)
- Static operation
- TTL compatible I/O
- Three-state output
- Single +5 V power supply
- Packages:
42-pin, 600-mil DIP
44-pin, 600-mil SOP
48-pin, 12 × 18 mm² TSOP (Type I)

DESCRIPTION

The LH538600A is a CMOS 8M-bit mask-programmable ROM organized as 1,048,576 × 8 bits (Byte mode) or 524,288 × 16 bits (Word mode) that can be selected by BYTE input pin. Due to its high-speed access of 100 ns, it is suited to high-speed laser printers, quality sound electronic musical instruments, etc.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. Pin Connections for SOP Package




Figure 3. Pin Connections for TSOP Package




Figure 4. LH538600A Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₋₁	Address input (BYTE mode)	1
A ₀ – A ₁₈	Address input	
D ₀ – D ₁₅	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE	Output enable input	
OE ₁ /OE ₁ /DC	Output enable input	2, 3
V _{CC}	Power supply (+5 V)	
GND	Ground	

NOTES:

- D₁₅/A₋₁ pin becomes LSB address input (A₋₁) when the bit configuration is set in byte mode, and data output (D₁₅) when in word mode. The BYTE input pin selects bit configuration.
- An active level of OE₁/OE₁/DC is mask-programmable.
- DC = Don't care.

TRUTH TABLE

\overline{CE}	\overline{OE}	OE_1/\overline{OE}_1	\overline{BYTE}	A ₋₁ (D ₁₅)	DATA OUTPUT		MODE	ADDRESS INPUT		SUPPLY CURRENT
					D ₀ – D ₇	D ₈ – D ₁₅		LSB	MSB	
H	X	X	X	X	High-Z	High-Z	–	–	–	Standby
L	H	L/H	X	X	High-Z	High-Z		–	–	Operating
L	L	H/L	H	Inhibit	D ₀ – D ₇	D ₈ – D ₁₅	16-bit	A ₀	A ₁₈	Operating
L	L	H/L	L	L	D ₀ – D ₇	High-Z	8-bit	A ₋₁	A ₁₈	Operating
L	L	H/L	L	H	D ₈ – D ₁₅	High-Z	8-bit	A ₋₁	A ₁₈	Operating

NOTE:

X = H or L, High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	–0.3 to +7.0	V
Input voltage	V _{IN}	–0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	–0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	–65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}		2.2	V _{CC} + 0.3	V	
Input 'Low' voltage	V _{IL}		–0.3	0.8	V	
Output 'High' voltage	V _{OH}	I _{OH} = –400 μA	2.4		V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA		0.4	V	
Input leakage current	I _{LI}	V _{IN} = 0 V, V _{CC}		10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V, V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 100 ns		100	mA	2
	I _{CC2}	t _{RC} = 1 μs		90	mA	2
	I _{CC3}	t _{RC} = 100 ns		95	mA	3
	I _{CC4}	t _{RC} = 1 μs		85	mA	3
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$		3	mA	
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2 V$		100	μA	
Input capacitance	C _{IN}	f = 1 MHz		10	pF	
Output capacitance	C _{OUT}	T _A = 25°C		10	pF	

NOTES:

- $\overline{CE}/\overline{OE}/\overline{OE}_1 = V_{IH}$, $OE_1 = V_{IL}$
- V_{IN} = V_{IH} or V_{IL}, $\overline{CE} = V_{IL}$, outputs open
- V_{IN} = (V_{CC} – 0.2 V) or 0.2 V, $\overline{CE} = 0.2 V$, outputs open

AC CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = 0\text{ to }+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	100		ns	
Address access time	t_{AA}		100	ns	
Chip enable access time	t_{ACE}		100	ns	
Output enable delay time	t_{OE}		50	ns	
Output hold time	t_{OH}	5		ns	
CE to output in High-Z	t_{CHZ}		40	ns	1
OE to output in High-Z	t_{OHZ}		40	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	10 ns
Input/output reference level	1.5 V
Output load condition	1 TTL + 100 pF






Figure 5. Timing Diagram

PACKAGE DIAGRAMS




42-pin, 600-mil DIP



44-pin, 600-mil SOP

48TSOP (TSOP048-P-1218)



DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

48TSOP

48-pin, 12 × 18 mm² TSOP (Type I)

ORDERING INFORMATION

LH538600A
Device Type

X
Package

- D 42-pin, 600-mil DIP (DIP042-P-0600)
- N 44-pin, 600-mil SOP (SOP044-P-0600)
- T 48-pin, 12 x 18 mm² TSOP (Type I) (TSOP048-P-1218)
- TR 48-pin, 12 x 18 mm² TSOP (Type I) Reverse bend (TSOP048-P-1218)

CMOS 8M (1M x 8 or 512K x 16) High-Speed Mask-Programmable ROM

Example: LH538600AD (CMOS 8M (1M x 8 or 512K x 16) High-Speed Mask-Programmable ROM, 42-pin, 600-mil DIP)

538600A-8